WIZnet W7500P

The IOP (Internet Offload Processor) WIZnet W7500P is the one-chip solution that integrates an ARM Cortex-M0, 128KB Flash, and hardwired TCP/IP core & PHY for various embedded application platforms especially requiring ‘Internet of things’.

The TCP/IP core is a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC. The Hardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE which has been used in various applications for years. WIZnet W7500PP suits best users who need Internet connectivity for applications.

Note: For more technical details go through Datasheet in the attachment section

Features:

1. 48MHz maximum frequency
2. 8 Sockets
3. SRAM for socket: Max. 32KB
4. MII (Medium-Independent Interface)
5. IC Plus (IP101G)
6. Flash: 128 KB
7. SRAM: 16KB to 48 KB ( Min 16KB available if 32KB socket buffer is used, Max 48KB available if no socket buffer is used)
8. ROM for boot code: 6KB
9. POR (Power-On Reset)
10. Internal Voltage Regulator: 3.3V to 1.5V
11. 8-to-24MHz external crystal oscillator
12. Internal 8MHz RC Oscillator
13. PLL for CPU clock
14.  12bit, 8ch, 1Msps
15. 6-channel DMA controller
16. Peripheral supported: UARTs, SPIs
17. 34 I/Os (15 IO x 2ea, 4 IO x 1ea)
18. Serial Wire Debug (SWD)
19. 1 Watchdog (32-bit down-counter)
20. 4 Timers (32-bit or 16-bit down-counter)
21. 8 PWMs (32-bit counter/timers with programmable 6-bit prescaler)
22. 3 UART (2 UARTs with FIFO and Flow Control, 1 simple UART)
23. 2 SPI
24. 2 I2C (Master/Slave, Fast-mode (400 kbps))
25. 1 RNG (Random Number Generator): 32-bit random number

Package Includes:

1 x WIZnet W7500P